CJM: A Compact Model for Double-Gate Junction FETs
نویسندگان
چکیده
منابع مشابه
Student Paper A Generic Analytical Current Model for Hetero-Junction Double-Gate Tunnel-FETs Including Two-Dimensional Effects
In the last few years the downscaling of MOSFETs has caused problems due to the increasing short-channel effects (SCEs) in the sub 22 nm technology. The conventional MOS transistor has its physical limits due to the drift-diffusion current transport mechanism resulting in a minimal subthresholdslope of 60 . To fall below this physical limit a new device technology with an alternative carrier tr...
متن کاملA Compact Scattering Model for the Nanoscale Double-Gate MOSFET
An analytically compact model for the nano-scale double gate MOSFET based on McKelvey’s flux theory is developed. The model is continuous above and below threshold and from the linear to saturation regions. Most importantly, it describes nano-scale MOSFETs from the diffusive to ballistic regimes. In addition to its use in exploring the limits and circuit applications of double gate MOSFETs, the...
متن کاملParasitic Engineering for Double - Gate FETs Winter 2010
Extrinsic resistance due to lateral extension doping profile can become a performance-limiter in ultrathin body Double-Gate FETs (DGFET). Historically, the intrinsic gate capacitance dominates the capacitance while the channel resistance dominates the total resistance. With devices reduced to nanometer scale, parasitic capacitances and extrinsic resistances significantly affect the device delay...
متن کاملTechnology Limits and Compact Model for SiGe Scaled FETs
Stress relaxation in strained-Si MOSFETs can be significant in the presence of compressive stress imposed by trench isolation, especially for highly scaled active regions. Stress of the strained region is reduced by ∼2/3 when the active region is scaled from Lactive=0.4 μm to 0.1 μm. Mobility can be lower by 50 % for narrow active widths resulting from the strain relaxation. The strain relaxati...
متن کاملQuantum Dot Gate InGaAs FETs
This paper describes using wide energy gap lattice-matched II-VI layers, such as ZnSeTeZnMgSeTe, serving as a high-k gate dielectric for n-channel enhancement mode InGaAs field effect transistors (FETs). The thrust is to reduce interface states at the channel-gate insulator boundary while providing sufficient barrier height to confine the carriers in the channel created by inversion. In additio...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Journal of the Electron Devices Society
سال: 2019
ISSN: 2168-6734
DOI: 10.1109/jeds.2019.2944817